Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

**FAD FUNCTIONS:**

1. **1A**
2. **1B**
3. **2A**
4. **2B**
5. **2C**
6. **2Y**
7. **GND**
8. **3Y**
9. **3C**
10. **3B**
11. **3A**
12. **1Y**
13. **1C**
14. **VCC**

**.047”**

**.042”**

**1 14 13**

**12**

**11**

**10**

**9**

**6 7 8**

**2**

**3**

**4**

**5**

**MASK**

**REF**

**ACT10**

**Top Material: Al**

**Backside Material: Si**

**Bond Pad Size: .004” X .004”**

**Backside Potential: GND (Floating)**

**Mask Ref: ACT10**

**APPROVED BY: DK DIE SIZE .042” X .047” DATE: 5/31/16**

**MFG: TEXAS INSTRUMENTS THICKNESS .011” P/N: 54ACT10**

**DG 10.1.2**

#### Rev B, 7/1